Cadence PCB實(shí)用培訓(xùn) 

概述:詳情請(qǐng)咨詢:13810336369;010-62876152-803;QQ:877975079 劉老師
本信息已過期,發(fā)布者可在"已發(fā)商機(jī)"里點(diǎn)擊"重發(fā)"。

刷新時(shí)間:
2023-03-31 11:14:27 點(diǎn)擊51058次
標(biāo)簽:
聯(lián)系電話:
010-62876152-803 劉老師
QQ:
877975079
信用:4.0  隱性收費(fèi):4.0
描述:4.0  產(chǎn)品質(zhì)量:4.0
物流:4.0  服務(wù)態(tài)度:4.0
默認(rèn)4分 我要打分

一、培訓(xùn)目標(biāo)
高速PCB設(shè)計(jì)的潮流已經(jīng)滾滾而來,如何預(yù)防PCB板上出現(xiàn)的信號(hào)反射、串?dāng)_、電源/地平面干擾、時(shí)序匹配以及電磁兼容性等一系列新問題好象突然間擋在了您的面前。如何應(yīng)對(duì)新的設(shè)計(jì)挑戰(zhàn)?Cadence培訓(xùn)高級(jí)班將首先讓您了解這些問題產(chǎn)生的機(jī)理,并掌握其解決方法;然后講解并上機(jī)練習(xí)Cadence的高速 PCB設(shè)計(jì)與仿真工具SPECCTRAQuest的使用。使您在硬件設(shè)計(jì)過程中,能夠達(dá)到“設(shè)計(jì)即正確”的目的。
二、培訓(xùn)內(nèi)容:

1 高速PCB設(shè)計(jì)中的理論基礎(chǔ)
    傳輸線理論、信號(hào)完整性(反射、串?dāng)_、過沖、地彈、振鈴等)、電磁兼容性和時(shí)序匹配等等。
2 SPECCTRAQuest設(shè)計(jì)流程
    2.1 Pre-Placement
    2.2 Board Setup Requirements for Extracting and Applying Topologies
    2.3 Database Setup Advisor
        —Cross-Section
        —DC Nets
        —DC Voltages
        —Device Setup . ??—SI Models
        —SI Audit

3 拓?fù)浣Y(jié)構(gòu)的抽取與仿真 Extracting and Simulating Topologies
     3.1 Pre-Route Extraction Setup—Default Model Selection.
    3.2 Pre-Route Extraction Setup—Unrouted Interconnect
     3.3 Pre-Route Template Extraction
    3.4 SQ Signal Explorer Expert
    3.5 Analysis Preferences
    3.6 SigWave
    3.7 Delay Measurements

4 確定和施加約束 Determining and Adding ConstraintsSolution
     4.1 Solution SpaceAnalysis: Step 1 to 6
     4.2 Parametric Sweeps.
     4.3 Constraints :
        Topology Template Constraints
         Switch/Settle Constraints
        Assigning the Prop Delay Constraints
        Impedance Constraint
        Relative Propagation Delay Constraint
        Diff Pair Constraints
        Max Parallel Constraint
        Wiring Constraint
        User-Defined Constraint
        Signal Integrity Constraints
    4.4 Usage of Constraints Defined in Topology Template

5 模板應(yīng)用和基于約束的布局
    Template Applications and Constraint-Driven Placement
    5.1 Creating a Topology
    5.2 Wiring the Topology
    5.3 TLines and Trace Models
    5.4 Coupled Traces
    5.5 RLGC Matrix of Coupled Trace Models
    5.6 Crosstalk Simulation in SQ Signal Explorer Expert
    5.7 Simulating with Coupled-Trace Models
    5.8 Sweep Simulation Results with Coupled-Trace Models
    5.9 Extracting a Topology Using the Constraint Manager
    5.10 Electrical Constraint Set
    5.11 Applying Electrical CSet
    5.12 Worksheet Analysis
    5.13 Spacing and Physical Rule Sets
    5.14 Electrical Rule Set
6 基于約束的布線 Constraint-Driven Routing
    6.1 Manual Routing
    6.2 Routing with the SPECCTRA Smart Route
    6.3 Driving Constraints in Routing
7 布線后的DRC檢查和分析 Post-Route DRC and Analysis
    7.1 Post-Route Analysis
    7.2 SigNoise
    7.3 Reflection Simulation

[本信息來自于今日推薦網(wǎng)]
重發(fā)信息